IEEE ESTC 2024
September 11–13, 2024 | Berlin, Germany
Conference Agenda
Overview and details of the sessions of this conference. Please select a date or location to show only sessions at that day or location. Please select a single session for detailed view (with abstracts and downloads if available).
|
Session Overview |
| Session | ||
DTM4_Device Level Modeling
| ||
| Presentations | ||
11:00am - 11:25am
Latency Insertion Method for FinFET Simulation Incorporating Parasitic Source/Drain Resistances University of Illinois at Urbana Champaign, Urbana, USA 11:25am - 11:50am
CANCELLED: Adaptive Artificial Neural Networks for Power Loss Prediction in SiC MOSFETs 1Sanan Semiconductor, Munich, Germany; 2Sanan Semiconductor, Changsha, China 11:50am - 12:15pm
Simulation Analysis on Thermal Performance of Lidless Fan-out Package 1School of Integrated Circuits, Tsinghua University, Beijing, China, Peoples Republic of; 2Beijing National Research Center for Information Science and Technology, Beijing, China, Peoples Republic of | ||